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Evaluation of High Frequency Switching Capability
of SiC Schottky Barrier Diode, Based on Junction
Capacitance Model
Tsuyoshi Funaki, Member, IEEE, Tsunenobu Kimoto, Senior Member, IEEE, and Takashi Hikihara, Member, IEEE
Abstract—An SiC power device possesses features like high
breakdown voltage, fast switching capability, and high temper-
ature operation, and is expected to be superior to conventional
Si power devices. This paper clarifies the switching capability
of an SiC Schottky barrier diode (SBD) in rectification of high
frequency ac voltage. The dynamic behavior of the SiC SBD for
switching operation is modeled based on semiconductor physics
and device structure, and is characterized by its dc current-voltage
(I-V) and ac capacitance-voltage (C-V) characteristics. A C-V
characterization system, which measures capacitance using a dc
bias voltage corresponding to the maximum rated voltage of the
SiC SBD, is developed. The C-V characteristics are evaluated
through experiments over the rated voltage range. These results
explain the punch-through structure and device parameters. The
dynamic behavior of the proposed model is validated through
experiments on half-wave rectification of ac voltages over a wide
frequency range. As a relational expression of voltage, current,
and frequency of an applied ac sinusoidal voltage, the performance
criterion of the device is established for rectification. The model
also quantitatively assesses the switching capability of SiC SBDs.
The model and performance criteria are beneficial for circuit
design and device evaluation.
Index Terms—Capacitance-voltage characteristics, device mod-
eling, operation criterion, SiC Schottky barrier diode, switching.
I. INTRODUCTION
A S a semiconductor material, silicon carbide (SiC) pos-sesses several characteristics that are superior to silicon
(Si) [1]–[3]. Its wide bandgap properties include high temper-
ature and voltage operational capabilities [4]–[8]. The high
breakdown electric field of 4H-SiC ( – V/cm) allows
fabrication of devices with a higher breakdown voltage, and
thinner and higher doped voltage-blocking layer [9]. Although
the electron mobility of 4H-SiC is slightly lower than that of Si
(1140 cm /V.s for SiC and 1360 cm /V.s for Si, respectively,
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at low doping concentrations), a higher switching speed is
expected, as the carrier-transit time is less in the case of thin
blocking layer. This expectation is applicable to a majority
carrier device [10], such as an SiC Schottky barrier diode
(SBD). Fast switching capability is also expected for a mi-
nority carrier device, because a short carrier lifetime in high
impurity concentrations and the thin voltage-blocking layer
result in a lower minority carrier storage effect. Many papers
have highlighted the fast switching capability of SiC devices
[11]–[17], and demonstrated that the switching characteristics
are theoretically and experimentally superior to those of con-
ventional Si fast recovery devices. SiC devices can operate at a
higher switching frequency, but the practical upper limit of the
switching frequency has not been accurately determined.
The thinner and higher impurity concentration in the voltage-
blocking layer of the SiC device may induce a junction capaci-
tance larger than that in an Si device. The junction capacitance
of a semiconductor device affects its switching operation, but
this effect is not completely understood for high voltage SiC
power devices. Therefore, the authors focused on the modeling
and characterization of the junction capacitance, and its voltage
dependency, in high voltage SiC power devices, and have de-
veloped a system for measuring the voltage dependency of the
junction capacitance of a high voltage power device over its en-
tire rated voltage range [18][19] and clarified the punch-through
device structure of SiC SBDs, based on the measured capaci-
tance-voltage (C-V) characteristics [18]. SiC SBD is a majority
carrier device and does not need to take into consideration the
minority carrier storage effect. Thus, this paper takes the C-V
characteristics of the device into account while discussing the
dynamic behavior of SiC SBD switching operation. The oper-
ation of SiC SBD for sinusoidal ac voltage rectification is used
to study the switching operation and facilitate the characteristics
evaluation in this discussion. This paper experimentally charac-
terizes the device behavior and evaluates it, theoretically and
numerically, with an established SiC SBD model. In addition,
the criterion for SiC SBD rectification is derived, based on the
SiC SBD model, and a quantitative index for the characterized
device is provided.
This paper is organized as follows: Section II describes the
punch-through structure of the SiC SBD and the C-V character-
istics for the blocking condition; Section III characterizes and
models the SiC SBD; Section IV evaluates its dynamic behavior
in high frequency ac rectification; and Section V gives its crite-
rion of switching performance. Finally, Section VI provides the
conclusions drawn from this work.
0885-8993/$25.00 © 2008 IEEE
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Fig. 1. Non punch-through Schottky barrier diode. (a) Structure, (b) Electric
field distribution.
II. THE PUNCH-THROUGH STRUCTURE AND
CAPACITANCE-VOLTAGE CHARACTERISTICS
The P-N junction, or Schottky barrier, in a diode is what
gives the diode its rectification property. The carriers are ex-
tracted from the doped impurities in the semiconductor around
the junction in accordance with the applied reverse voltage, thus,
forming a depletion region. A diode has capacitive characteris-
tics at blocking conditions. The punch-through structure, when
applied to an SiC SBD, is expected to affect the expansion of the
depletion region by the application of reverse voltage. The re-
verse voltage dependency of the junction capacitance of the SiC
SBD with a punch-through structure is derived and modeled in
this section. The punch-through voltage is evaluated for a device
with optimally designed dimensions and parameters, to estimate
the voltage required for characterizing the punch-through phe-
nomena in the measurement.
A. C-V Characteristics for Non Punch-Through SBD
The junction capacitance of the SBD at the blocking condi-
tions is related to the amount of depleted charge. The applied
junction voltage of the SBD results from the electric field dis-
tribution across the depleted region. The one-dimensional struc-
ture and electric field distribution of a simple non punch-through
SBD, at a reverse voltage blocking condition, are given in Fig.
1(a) and (b). The left side of the device is the Schottky metal that
behaves as an anode, and the depletion region expands from the
Schottky junction toward the right of the drift region, in accor-
dance with the applied reverse voltage, which corresponds to the
shaded area in Fig. 1(b).
The relation between the depletion region width and the
applied reverse voltage to the SBD is given by (1), [20].
(1)
Here, is the diffusion potential, which is negligible for high
is the dielectric constant of the SiC semiconductor,
is the unit electron charge, is the impurity concentration in
the drift region, and the drift region is assumed to be uniformly
doped for simplicity of analysis.
The total depleted charge corresponding to the
applied reverse voltage , is expressed as the product of the
Fig. 2. Punch-through Schottky barrier diode. (a) Structure, (b) Electric field
distribution.
charge density at drift region , depletion width , and
junction area . Then, the differential capacitance of junction
to the variation in applied voltage is derived as a
function of in (2).
(2)
The relations between the maximum depletion width, the
breakdown voltage, and the impurity concentration of the drift
layer are given in the Appendix.
B. C-V Characteristics for a Punch-Through SBD
The resistance of the drift layer for a non punch-through
SBD increases with the square of the device breakdown voltage
, as given in (A2). The rising voltage drop, from the product
of the resistance and conduction current, becomes unacceptable
for a high voltage power device. The punch-through structure of
the device, depicted in Fig. 2(a), was introduced to improve the
tradeoff between breakdown voltage and the drift layer resis-
tance [20]. The structure consists of a low impurity concentra-
tion drift layer, and a high concentration buffer (field stop) layer.
The electric field distribution in the depleted region, and the de-
pletion region expansion for a punch-through SBD, differ from
that of a non punch-through SBD. This subsection compares the
C-V characteristics of these two types of SBDs. We assume a
punch-through SBD having the same breakdown voltage as the
non punch-through SBD, and design the device geometry to sat-
isfy this condition.
Initially, the depletion region expands from the Schottky junc-
tion into the drift region when the reverse bias voltage is ap-
plied to a punch-through SBD. The punch-through occurs when
the depletion region reaches the end of the drift layer (
while increasing the reverse voltage applied to the punch-
through voltage . is calculated from (1) with a drift layer
width , as shown in (3).
(3)
The characteristics of the punch-through SBD, related to the
depletion in the drift layer, are same as those of the non punch-
through SBD prior to the punch-through . After
Authorized licensed use limited to: Kyoto University. Downloaded on June 29, 2009 at 01:20 from IEEE Xplore.  Restrictions apply.
2604 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 5, SEPTEMBER 2008
punch through , the depletion region expands into
the buffer layer, but the expansion rate degrades abruptly. The
electric field distribution for the punch-through condition
is obtained from Poisson’s equation to the respec-
tive layer and the boundary conditions of , and the
continuity of electric field at as (4). Here, is the
impurity concentration at the buffer layer, which is some order
higher than .
The electric field distribution for punch through is shown in
Fig. 2(b). The relation between the applied reverse voltage
and the depletion width for punch-through is calculated from
(4), as shown in (5).
(5)
Then, the depletion width for the punch-through condition
is obtained as a function of the applied reverse voltage in (6).
(6)
The maximum depletion width, , for a
punch-through SBD is obtained as a function of the crit-
ical electric field for the maximum electric field at ,
from (4), as shown in (7).
(7)
Here, is the maximum depletion width in the buffer layer.
The breakdown voltage of a punch-through SBD is also cal-
culated from (4). It can be expressed as a function of the doping
concentrations and , the drift layer width , and the
critical electric field , as in (8).
(8)
Here, for approximation it is assumed that .
The charge depleted from the junction can be obtained as a
function of the applied voltage , as in (9).
The differential capacitance of the junction is derived
for the punch-through SBD as a function of the applied voltage
, as shown in (10).
(10)
The impurity concentration in the drift region can be estimated
from (8) as a function of the breakdown voltage , as shown
in (11).
(11)
The combined resistance for the drift and buffer layers is ex-
pressed as a function of the impurity concentrations and
and layer width , as in (12).
(12)
The difference in the doped impurity concentrations between
the drift and buffer layer makes the first term in
(12) govern the resistance . The resistance gives a min-
imum value at a drift layer width of , when
, as given by (13).
(13)
The minimized resistance of a punch-through SBD
with an optimized drift layer width from (13) becomes 84% of
that of the non punch-through SBD, with the same breakdown
voltage as in (A2). The punch-through voltage for the optimized
drift layer width is derived as in (14), by substituting
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The punch-through voltage for an optimally designed device
is half of the breakdown voltage. Thus, it is necessary to apply
more than 50% of the breakdown voltage to observe the punch-
through phenomena in the experiment.
The next section characterizes the C-V properties of the
studied punch-through structure in SiC SBDs, and discusses
the modeling of junction capacitance.
III. C-V CHARACTERIZATION AND MODELLING OF SIC SBD
A. C-V Characterization Setup
The previous section derived the characteristic equations for
the differential capacitance of a punch-through SBD as a func-
tion of the applied reverse bias voltage, and estimated the punch-
through voltage for the optimally designed device. These equa-
tions indicate that it is possible to observe the punch-through
phenomena in the C-V characteristic measurements, and eval-
uate the parameters and geometries of the device from the mea-
sured results. This subsection gives a description of the C-V
characterization setup, which allows to measure the differential
capacitance of the device using a small ac signal by applying a
reverse biasing voltage up to the device’s high rated voltage.
The basic specifications of the studied SiC SBD, which has a
punch-through structure, are given in Table I. The rated voltage
is 600 V, and the breakdown voltage of the device is expected to
be higher than 600 V. When the impurity concentration and the
width of the drift layer are optimally designed and fabricated,
punch-through occurs at half of the breakdown voltage. There-
fore, the C-V characterization system must be able to impose a
reverse biasing voltage exceeding 300 V on the device to induce
the punch-through phenomena. The developed C-V characteri-
zation system can apply and automatically sweep dc reverse bias
voltage from 0 to 600 V. Fig. 3 shows the circuit configuration
of the dc bias fixture for the measurement.
The C-V characterization system utilizes an LCR meter
(HIOKI 3522) to measure the capacitance, and the fixture
prevents the dc bias voltage from imposing itself on the LCR
meter without disturbing the measurement accuracy. The basic
circuit topology is referred to in [21], but the configuration
details have been refined to cope with the high dc voltage. The
C-V characteristics are generally evaluated using a 1-MHz ac
signal. However, the self-resonant frequency of the capacitors
(polypropylene film type), which were used to block the high
voltage, is lower than 1 MHz. Therefore, 100 kHz was chosen
as the ac characterization signal. The measured results obtained
from the measurement setup were validated in [18].
B. C-V Characterization and Modeling of SiC SBD
The differential capacitance of SiC SBD relative to the re-
verse dc bias voltage is measured in this section. The geom-
etry of the punch-through structure is assessed from the mea-
Fig. 3. Circuit configuration of high dc voltage bias fixture for C-V
characterization.
TABLE I
SPECIFICATIONS OF STUDIED SIC SBD
sured results. Fig. 4(a) shows the measured capacitance as a
function of the reverse dc bias voltage, which is swept from
0 V to the rated voltage of 600 V with 1 V step. The capaci-
tance at zero bias voltage is 264 pF, which decreases as the re-
verse dc biasing voltage increases. The capacitance almost satu-
rates at 26 pF, around 200 V. This saturation indicates an end in
the expansion of the depletion region, which is induced by the
punch-through phenomenon. The differential capacitance ob-
tained in (10) introduces the punch-through effect in the device.
However, it is difficult to identify the parameters of the device
model from these characterized results. Therefore, (10) is trans-
formed to a function of the applied reverse dc bias voltage
by taking the reciprocal of the squared capacitance, as given in
(15). Here, is the capacitance at zero bias, is the effec-
tive built-in potential for the punch-through condition, and
is the zero bias capacitance for the punch-through condition.
This equation shows that the characteristics, be-
fore and after punch-through, can be expressed as a linear func-
tion of the applied dc bias voltage. Fig. 4(b) shows that the
measured result is redrawn as characteristics. It
is clearly seen that the result can be divided into two parts, and
(15)
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Fig. 4. Measured C-V characteristics. (a) C-V characteristics, (b)     
characteristics.
TABLE II
EXTRACTED DEVICE PARAMETERS OF STUDIED SIC SBD
expresses the characteristics given in (15). The depletion layer
expands through the drift region, from the Schottky junction
boundary toward the buffer layer, as the reverse dc bias voltage
increases from 0 to 150 V. It eventually reaches the buffer layer,
and gradually penetrates it during the second phase when the
voltage exceeds 150 V. Before and after the punch-through phe-
nomenon, the coefficients of the linear equation in (15) are ap-
proximated by the linear least means square method. The ex-
tracted values are given in Table II. The punch-through voltage
can be estimated as the intersection of the extrapolated equation
from (15), which becomes 142 V as shown in Fig. 4(b). Then,
the drift layer width and the donor concentrations are respec-
tively estimated as m, cm , and
cm .
Fig. 5. Cross correlation between breakdown and punch-through voltage.
Fig. 6. Cross section of punch through SiC SBD.
The last section shows that a optimally designed punch-
through structure to minimize the resistance gives a punch-
through voltage at half of the breakdown voltage. Therefore, the
studied SiC SBD has a lower punch-through voltage than the op-
timum value of 300 V ( V). That is, the studied device
has a lower impurity concentration, or thinner drift layer than the
optimum value from (13), which results in higher resistance.
Fig. 5 shows a cross-correlation of the measured punch
through and breakdown voltage for 16 devices with iden-
tical specifications. The breakdown voltage of the SiC SBD
was measured with a Tektronix 371B curve tracer. The
punch-through voltage is approximately 150 V, with a small
variance, which means that the drift layer in the devices are
uniformly fabricated. However, the breakdown voltage scatters
over a wide range. This indicates that either the punch-through
and breakdown voltages do not cross correlate, or the break-
down voltage is independent of the punch-through voltage,
which would suggest that the breakdown occurs in a part other
than the Schottky junction, e.g., the guard ring around the
anode, as shown in Fig. 6. Therefore, the SiC SBD drift layer
can withstand higher voltages, and the width of the drift layer
and impurity concentration can be improved to further reduce
the resistance.
IV. DYNAMIC BEHAVIOR OF THE SIC SBD
The previous section characterizes and models the punch-
through phenomenon in the SiC SBD. The devices were evalu-
ated based on the measured differential capacitance at the junc-
tion related to the applied reverse bias dc voltage. This section
focuses on the dynamic behavior of the SiC SBD in its switching
response to a large signal. This experiment studies the high fre-
quency switching capability of the SiC SBD in a half-wave rec-
tification circuit with a non-inductive resistance load, and vali-
dates the device model.
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Fig. 7. SiC SBD model and experimental circuit. (a) SiC SBD model, (b) Experimental circuit.
Fig. 8. I-V characteristics of SiC SBD. (a) Large current region (linear plot), (b) Small current region (semi-log plot).
A. SiC SBD Model for Analyzing Dynamic Behavior
Fig. 7(a) depicts an SiC SBD model for analyzing the dy-
namic behavior. The controlled-current source and the series-
connected resistance give the I-V static characteristics of
the device. The variable capacitance in the circuit rep-
resents the junction capacitance of the SiC SBD, considering
the punch-through phenomena, from (10). The junction capac-
itance maintains its value at = 0 under forward conduction
conditions, and behaves as a diffusion capacitance. The circuit
equation of the SiC SBD model is expressed as in (16).
(16)
Here, is the ideality factor, is the Boltzman’s constant, is
the temperature (K), and is the saturation current.
The current and resistance are determined from the
measured I-V characteristics. These I-V characteristics, shown
in Fig. 8, are measured using Tektronix 370B and 371B curve
tracers for the small and large current regions. The resistance
and ideality factor are extracted from the large current region,
where the variation of is insensitive to changes in . The
saturation current is estimated from the small current region
by subtracting the series resistance voltage drop from the mea-
sured value. The extracted parameters are given in Table II.
B. Experimental Study of Rectification Performance of the
SiC SBD
An SiC power device is used for high frequency switching.
The switching performance of the diode is generally evaluated
by its transient recovery time , induced by the accumulated
minority carrier in the drift region. The SiC SBD is a majority
carrier device, and the minority carriers do not accumulate in the
drift region, thus, there is no reverse recovery effect at turn-off.
The displacement current, which charges or discharges the junc-
tion capacitance of the diode, dominates the dynamic behavior
in switching operations. The dynamic behavior of the diode is
commonly evaluated for switching operations induced by com-
mutation in a converter circuit. This test can apply a reverse
voltage on the diode with a high d , but it is inconvenient for
sweeping the test parameters to give the performance criteria.
This paper evaluates the switching performance of SiC SBD for
the half-wave rectification of a sinusoidal voltage with a non-in-
ductive resistive load. Fig. 7(b) shows the experimental setup for
evaluating the rectification performance of the SiC SBD. The
function generator produces sinusoidal waveforms at the desired
frequency and the high frequency bipolar amplifier boosts the
output of the function generator. The SiC SBD, which is shown
as the device under test (DUT), rectifies the sinusoidal voltage
and supplies half-wave sinusoidal current to the non-inductive
resistance load.
Fig. 9 gives the measured applied ac voltage , the ter-
minal voltage of the SiC SBD , and the device current
in the experiment. Figs. 9(a)–(c) give the results of the half-wave
rectification of a sinusoidal voltage at 100 kHz, 1 MHz, and 10
MHz, respectively. Fig. 9(a) shows that a small negative cur-
rent flows at the instant when the applied ac voltage becomes
negative, which results from carrier extraction while depleting
the junction. This current corresponds to the displacement cur-
rent that charges the junction capacitance. The reverse current
continues to flow in accordance with the reverse bias voltage
applied to the SiC SBD, but is negligible. However, the reverse
Authorized licensed use limited to: Kyoto University. Downloaded on June 29, 2009 at 01:20 from IEEE Xplore.  Restrictions apply.
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Fig. 9. Experimental result of high frequency ac rectification by SiC SBD.
(a) 100 KHz, (b) 1 MHz, (c) 10 MHz.
Fig. 10. Lissajeous plot as I-V characteristics for rectification operation of SiC
SBD.
current becomes substantial to the increment of the applied ac
frequency. Fig. 9(b) shows the result at 1 MHz. There is a sig-
nificant reverse current flow for more than half the duration of
the reverse voltage condition. Fig. 9(c) indicates that the dis-
placement current flowing through the SiC SBD becomes sig-
nificant in rectifying 10 MHz ac. Therefore, the use of SiC SBD
is worthless as a rectifier in this condition.
Fig. 10 gives the I-V characteristics of the SiC SBD as a Lis-
sajeous plot of the applied ac frequency. It shows that the I-V
Fig. 11. Simulated result of high frequency ac rectification by SiC SBD model.
(a) 100 KHz, (b) 1 MHz, (c) 10 MHz.
characteristics of the SiC SBD are almost ideal for a diode oper-
ating at 100 kHz, because the trajectory is close to the voltage and
current axis. However, the I-V characteristics produce a round
shape at higher frequency operations, due to the phase delay be-
tween the device current and terminal voltage induced by the
capacitance. The looped area expands for higher frequencies.
These experimented results point to a criterion for using the
SiC SBD as a rectifier.
C. Numerical Result of the SiC SBD Model in High Frequency
Rectification
Fig. 11 shows the numerical results of the SiC SBD model for
half-wave rectification of a high frequency ac voltage. As shown
in Fig. 11(a), the diode current results from thermionic emission
at the Schottky junction, and is dominant in the relatively low
frequency condition of 100 kHz ac voltage, which is the same
frequency as the ac signal used for C-V characterization. The
SiC SBD model can suitably describe the behavior of the device
with a voltage-controlled current source and a series resistance.
The charging and discharging displacement currents of the junc-
tion capacitance account for a significant portion of rectification
Authorized licensed use limited to: Kyoto University. Downloaded on June 29, 2009 at 01:20 from IEEE Xplore.  Restrictions apply.
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of a high frequency ac voltage, as shown in Figs. 11(b) and (c).
The proposed differential capacitance model reproduces the cur-
rent drawn from the depletion process around the junction in the
diode. The accuracy of the device current is evaluated by com-
paring the simulated results shown in Fig. 11, with the experi-
mental results, shown in Fig. 9. The error in the numerical re-
sult increases as the frequency of the ac voltage becomes higher.
This can be due to the model errors obtained while extracting the
parameters of the C-V characteristic model (10). Another source
of error stems from the relaxation-induced defects in a Schottky
diode [20]. The differential capacitance of Schottky depletion
region has a dependency on the reverse voltage and frequency,
due to the combined characteristics of the Schottky depletion re-
gion and the carrier-depletion layer caused by the lattice-relax-
ation induced trap. The results in Figs. 9(c) and 11(c) were ob-
tained at 10 MHz, whereas the parameter extraction took place
at 100 kHz. Therefore, the frequency characteristics exert a sig-
nificant influence on the dynamic performance of the SiC SBD
for high frequency region. More accurate modeling of the SiC
SBD, which can explain its characteristics at high frequencies,
still needs to be worked on.
The voltage wave-form imposed on the diode becomes rect-
angular or trapezoidal in a switching converter circuit. Such a
voltage waveform has a wide frequency spectrum and the high
frequency component becomes higher as the d of the im-
posed voltage increases. Therefore, the proposed model must be
evaluated for its applicability to non-sinusoidal voltage wave-
forms—this will be carried out as a future work.
V. PERFORMANCE CRITERION OF SIC SBD
The previous section evaluated the change in rectification be-
havior of an SiC SBD with the frequency of the applied ac
voltage. A comparison between the numerical and experimented
results validated the adequacy of the proposed model, which
consists of an I-V dc model and a variable capacitance ac model.
The results also indicated that the rectification properties of the
SiC SBD were affected by the junction capacitance, especially
at high frequency operations. This section discusses the perfor-
mance criteria of the SiC SBD as a rectification device based on
the developed model. The depletion of carriers around the junc-
tion of the SiC SBD induces capacitive characteristics of the de-
vice at the blocking condition. The amount of depleted charge
varies with the applied voltage, and the displacement current
appears to be the time derivative of the depleted charge. The
charge/discharge current becomes significant as the frequency
of the applied ac voltage increases, which augments d in
proportion to the ac frequency. Then, the SiC SBD rectifica-
tion performance is expected to be evaluated by means of the
relative amount of depleted charge to the diode’s forward con-
duction current. However, the displacement current component
originating from the depleted charge is superimposed on the
Fig. 12. Operational limit of high frequency rectification of SiC SBD.
thermionic emission current component to the measured ter-
minal current at turn-on and turn-off. Therefore, it is necessary
to discriminate and evaluate the displacement current compo-
nent flowing through the variable capacitor at the junction. We
define the rectification performance criteria as the relation be-
tween the total charge in the depletion region and the resul-
tant charge from the thermionic emission current under for-
ward-conduction conditions. In other words, the critical condi-
tion for the rectification of the SiC SBD can be defined by the
relative amount of the depleted charge to the thermionic emis-
sion charge. The relationship of the total depleted charge to the
reverse voltage is obtained from the width of the depletion re-
gion and the carrier concentrations, as shown in (9).
The charge resulting from thermionic emission current can
be approximated, as shown in (17), for half-wave rectification
of sinusoidal ac voltage by considering the I-V characteristics of
the SiC SBD to be ideal, and neglecting the internal resistance
and the built-in potential.
(17)
Here, is the amplitude of the applied sinusoidal voltage, is
the non-inductive resistance load, is the angular frequency of
the ac voltage, and .
Therefore, the criteria of rectification performance is derived
as in (18), when the charge equality condition is used.
The obtained criteria is plotted in Fig. 12 against the ampli-
tude of the forward current , ac voltage , and its frequency.
This shows that the SiC SBD maintains its rectification perfor-
mance at high frequencies for a large forward current and low
(18)
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voltage conditions. However, it deteriorates as the forward cur-
rent decreases and the voltage increases. This also shows that
the punch-through structure does not influence the rectification
performance, because the criterion curve change is negligible
at the punch-through voltage. This criterion curve is useful in
determining the appropriate device design for a given operating
condition.
VI. CONCLUSION
SiC power devices are expected to operate at high switching
frequencies by taking advantage of the superior characteristics
of the SiC semiconductor material. SiC SBD is a majority carrier
device, and is free from the minority carrier effect at the switching
transient. The junction capacitance of an SiC SBD dominates
the voltage and current dynamics at the switching transient. The
junction capacitance of the device is represented by the differen-
tial capacitance of the depleted charge, relative to the variation
of applied reverse bias voltage. The studied SiC SBD has a
punch-through structure to improve the tradeoff between the
breakdown voltage and series resistance. The C-V characteristics
for a punch-through structure were modeled in this paper. The
developed measurement system performed the C-V characteri-
zation over the rated voltage range of the SiC SBD, and the model
parameters were extracted from the experimental results. The
dynamic behavior during switching was tested experimentally,
using a half-wave rectification circuit. Time-domain simulation
results, obtained from the proposed SiC SBD model, agreed with
the experimental results and validated the adequacy of the model.
The rectification properties of SiC SBD were assessed for the
proposed model. The criterion for operation of SiC SBD in rec-
tification was established as a relationship among the ac voltage,
current, and frequency. The proposed criterion is applicable
in the design of power circuits with respect to the determined
parameters and operating conditions.
APPENDIX
DERIVATION OF PARAMETERS IN THE DRIFT LAYER
The relationship among the maximum depletion width, the
breakdown voltage, and the impurity concentration in the drift
layer are as follows for a non punch-through SBD [20]. The
electric field becomes maximum at in Fig. 1. Breakdown
occurs when the maximum electric field reaches the critical
value of the semiconductor material . Therefore, the max-
imum depletion width and the breakdown voltage
(maximum are given by (A1) for a non punch-through
SBD structure.
(A1)
The impurity concentration and the drift layer resistance
are expressed as a function of by (A2), assuming the
drift layer width is equal to .
(A2)
Here, : the mobility of the carrier.
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